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Digital Test Signal Generation: An Accurate SNR
Calibration Approach for the DSN
B. O. Gutierrez-Luaces
Telecommunications Systems Section
A new method of generating analog test signals with accurate signal-to-noise
ratios (SNI?.s) is described. High accuracy will be obtained by simultaneous gen-
eration of digital noise and signal spectra at a given baseband or bandpass-limited
bandwidth. The digital synthesis will provide a test signal embedded in noise with
the statistical properties of a stationary random process. Accuracy will only be de-
pendent on test integration time with a limit imposed by the system quantization
noise (expected to be 0.02 dB). Setability will be approximately 0.1 dB. The first
digital SNR generator to provide baseband test signals is being built and will be
available in early 1991.
I. Introduction
Spacecraft link performance optimization has always
been a requirement for the missions supported by the Deep
Space Network (DSN). This optimization relies on accu-
rate predictions for the degradations (and losses) encoun-
tered in the different modulation and detection processes
in use in the telecommunications link. Mathematical mod-
els for these processes are usually available beforehand, to
be later verified by tests run at the Telecommunications
Development Laboratory (TDL), the Compatibility Test
Area, and sometimes at the DSN stations.
Figure 1 represents the Signal Processing Center (SPC)
portion of a typical DSN communications link. The pa-
rameters of interest to be considered are:
Carrier SNR = Pc No (1)
Symbol SNR = STslNo (2)
with
Bit SNR = STb/No (3)
Pc" = the portion of received power in the residual
carrier
S = the portion of received power in the modulation
sidebands
Ts = the symbol period
Tb = the bit period
No = the noise spectral density
Note that the above parameters, to be referred to gener-
ically as SNR, may also be considered as the residual
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carrier power, energy per symbol, and energy-per-bit to
spectral-noise-density ratios, respectively.
Calibration of telemetry system losses and SNR degra-
dation 1 has traditionally been performed with the well-
known Y-factor method [1]. Different error sources come
into play depending on whether the calibration is per-
formed in the carrier or in the modulated part of the trans-
mitted spectrum. In [1], these error sources have been
identified and quantified with a final worst-case error of
4-0.45 dB. Reported accuracy of the manual method varies
from 0.3 dB at the TDL to 1 dB at the DSN stations.
To improve the accuracy and to automate the measure-
ment process, a method has boen developed to digitally
synthesize the precision test signal. The signal-to-noise ra-
tios obtained are then independent of gain variations, and
full knowledge and control of waveshapes and the modula-
tion index can be achieved. As shown in Fig. 2, calibration
of the degradation and losses of the different processes are
performed as in the traditional Y-factor method. Cali-
brated SNR and bit-error rate (BER) of signals input to
the device under test are compared to the observed SNR
and BER of the signals the device outputs. The advan-
tage of the digital SNR generator (DSG) approach is that
the SNR-generation process is truly stationary. Therefore,
tong integration times can be used to obtain the accuracy
and precision needed. Details of this approach will be de-
scribed in the following paragraphs.
II. DSG Description
Tile DSG, as shown in Fig. 2, will generate test signals
at baseband (BB). The design allows the generation of an
intermediate frequency (IF) to be upconverted, as a future
option, to the desired radio frequency band. Note that the
baseband spectrum may correspond to coded or uncoded
data. Figure 3 is a flowchart describing programmable ca-
pabilities of the DSG. It also shows the basic software func-
tions for the baseband spectrum generation mode. These
basic functions will also be common to all the other modes.
For coded data, the DSG will accept the encoded symbols
from some external encoder, e.g., the Test Support Assem-
bly (TSA) in the SPC environment as shown in Fig. 4.
Figure 4 also shows the other DSG components: a SNR
generator box (SGB) being built by the Radio Frequency
and Microwave Subsystems Section (Section 333), a per-
sonal computer (PC) or workstation, and a synthesizer--
1Deep Space Network Flight Project Interlace Design Handbook,
JPL 810-5, Rev. D (internal document), Jet Propulsion Labora-
tory, Pasadena, California.
the latter two being off-the-shelf. The SGB generates the
different signal spectra, including IF, dual subcarrier, or
quadrature phase-shift key (QPSK). The monitor and con-
trol, as well as other signal-processing programs, will reside
in the PC or workstation. Commands will be transmitted
to the SNR generator box CPU (SGB-CPU), which in turn
will configure the special high-speed hardware needed to
generate the output calibrated signals. A programmable
frequency synthesizer will generate the variable system
clock needed by the high-speed hardware. When the DSG
is installed in the DSN-SPC environment, an external in-
terface to the TSA may be used, providing the added
capability of coded data, simulated Doppler, and other
spacecraft-unique parameters which are already available
in the TSA.
Figure 5 shows in block diagram form the main func-
tions assigned to each board residing in a Multibus-I chas-
sis in the SGB. Three channels with identical hardware
(pattern generator, filter, and attenuator) will be used to
generate two baseband-filtered data channels (channels 1
and 2) of subcarrier binary phase-shift keyed data (BPSK)
and one channel of lowpass-filtered noise (noise channel)
to be subsequently added to produce an analog output
ST(t) = dl(t)Sin w,¢xt + d2(t)Sin w, e2t + NBu(t) (4)
where
w_cl,2 = the first or second subcarrier frequency, rad/sec
dl.2 = the first or second baseband-filtered data process
NBB = the baseband-filtered noise process
Sin x = sign[sin(x)] or sin(z)
Single channel generation will be attained by elinlina-
tion of one of the data channels from Eq. (4).
In case of residual carrier generation, channel 1 will gen-
erate the carrier, channel 2 will generate the modulation,
and the noise channel will generate the bandpass-filtered
noise.
Therefore, the filtered output of the DSG in this con-
figuration will be
ST(t) = cosO(t) sin wet + re(t) sinO(t) coswet + NBp(t)
(5)
where
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wc = the carrier frequency, rad/sec
O = the modulation index
Nup = the bandpass-filtered noise process
re(t) = the modulation signal
If QPSK signal generation is desired, channel 1 will gen-
erate the bandpass-filtered in-phase component, channel 2
will generate the bandpass-filtered quadrature component,
and the noise channel will generate the required bandpass-
filtered noise. The filtered analog output of the DSG will
therefore be
ST(t) = d1(t) sin wet + dQ(t) cos wet + NBpt (6)
A concise description of the DSG's different functions fol-
lows. Refer to Fig. 5 for architectural details.
A. Pattern Generation
The pattern generator, when configured to generate
noise, will accept data bytes (from the SGB-CPU through
the Multibus-I interface) to be mapped into a random-
access memory (RAM). After the RAM has been loaded,
it will be sequentially read by a random-address gener-
ator whose output will represent the RAM's address to
be accessed. This random-address generator will be a
pseudonoise (PN) code generator with inherent uniform
output distribution and a very long period (longer than
24 hours). The distribution function of the data bytes
mapped into the RAM in conjunction with the uniform dis-
tribution function of the addresses with which this RAM
is read will determine the distribution function of the
noise generator output. Usually the distribution function
mapped into the RAM will be a Gaussian or normal distri-
bution quantized to B bits from the corresponding analog
probability function
f(x;u,s) = 1/(sv/iT)e-x/2[( - (7)
with u = 0 for unbiased noise and s = standard deviation.
The discrete probability function will therefore be
=, = i/2{err[( d + 0.5 -
- erf[(xa - 0.5 - u)/(vr2s)]} (8)
for x_ C {-(L - 2),.. .,-1,0, 1,2,...,(L-2)},
Pa(xd; u, s) = 1/2{1 + erf[(xa + 0.5 - u)/vf21s]} (9)
for Xd = -L - 1, and
Pd(Zd;U,S) = 1/2{1 + erf[(xd - 0.5 -u)/v/2/s]} (10)
for Xd = L - 1, where the subscript d denotes discrete. In
addition, for B = number of bits including sign
L -- 2 (B-l) (11)
s < L/3 (12)
From [2],
1 + erf[(x - u)/(sv/'2)] =
F1/(sv'_Tr) e-a/2[(t - u)/s]2dt (13)
02
_nd
erf(-x) = -eft(x) (14)
In tile present breadboard design
B=8, L=128, s<43, and u=0 (15)
and the output noise sequence, N0(n), will be normally
distributed with statistical parameters defined by the map-
ping itself and mainly dependent on the uniformity of the
random-address generator and not on its autocorrelation
function.
The pattern generator may also be programmed to gen-
erate a subcarrier frequency and a data pattern. In boih
cases, special waveforms or encoded (convolutional, Reed-
Solomon, etc.) data sequences may also be mapped into ei-
ther RAM. The possibility of generating very long random
data sequences is also available by reading the data RAM
with the random address generator, as in the case of gener-
ating random noise. The normal configuration will be the
sequential reading of the data mapped into the RAM. The
time sequences derived by the sequential reading of both
data RAM, d(n), and subcarrier RAM, Sc(n), are multi-
plied at the system clock rate (T,y_) to obtain a BPSK
modulation sequence
D(n) = d(n)Sc(n) (16)
It was considered that a data pattern of 65,536 bits would
be the maximum length ever to be required; therefore, the
RAMs implemented will be 64K RAMs.
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B.DigitalFilteringand Attenuation
The main purpose of this digital filter and attenuator
circuitry will be to provide a user-defined lowpass filter
when generating a baseband spectrum, or a bandpass filter
when generating an IF spectrum. Noise and data will be
independently filtered by two digital filters. These filters
may have, if desired, the same frequency response, in which
case the output differcnce equation [3] will be for the data
path:
Dl(n) = h(O)D(n) + h(1)D(n - 1)
+ ... + h(N - 1)D(n - N + 1) (17)
and for the noise path
Nol(n) = h(O)Nol(n) + h(1)Noj(n - i)
+ ... + h(N - 1)N0f(n - N + i) (i8)
with h(n) = finite impulse response (FIR).
A 63-tap FIR. filter (N = 63) will be implemented. The
user may define the filtering process independently for each
noise or data path by simply modifying the coefficients
h(n). Filter coefficients' definition will be attained by DSP
so--are residing on the workstation or PC (refer to Fig. 4).
After independent filtering, the noise and data outputs are
properly scaled (attenuated) and added to generate the
desired symbol SNR on the output sequence
ST(n) = ADDI(n ) + AgNol(n) (19)
with AD _ 1 for the signal path attenuator factor and
AN _ 1 for the noise path attenuator factor. Note that,
due to this independent filtering and individual attenua-
tion, the filtered data spectrum will be known. This pre-
cise knowledge provides the basis for optimum subcarrier
and data demodulation processes [4] to be performed later
on the statistics function. The DSG SNR output, or equiv-
alently the SNR input, to the demodulator under test will,
thus, be continuously monitored by this optimum process.
C. Digital-to-Analog Conversion
The DSG will provide a digital output for baseband syn-
chronous testing and, through the digital-to-analog con-
version function, an analog output for a more general asyn-
chronous type of testing. Therefore, the input sequence
Eq. (19) containing the subcarrier, data, and noise at the
system clock rate is converted to the analog representa-
tion in Eqs. (4), (5), or (6) by a digital-to-analog converter
(DAC). This DAC is the element dictating the number of
bits to be used in the DSG design. Bandwidth require-
ments limited to 12 the number of bits to be used at the
time of design definition and will be the quantization used
in the prototype demonstration. The DAC analog output
spectrum will be rich in harmonics that have to be attenu-
ated by an output analog filter. The amplitude, and more
important, the phase characteristics of this filter have to
be very well controlled in the design in order to conserve
the input spectrum characteristics. The effect on SNR
of several Butterworth filters with numbers of poles rang-
ing from three to nine were simulated with the conclusion
that in the worst case, to obtain less than 0.1-dB output
SNR degradations, a three-pole Butterworth filter should
be used.
D. Statistics Monitor
The DSG will be used to calibrate SNR measurements
and losses on other signal processes; therefore, several sta-
tistical measurements have been implemented through the
statistics' monitor function. The same statistical measure-
ments will be implemented in the digital output, as well as
in the analog output. Note that the digital output time se-
quence Eq. (19) is directly brought to the statistics board
where an optimum subearrier and data demodulation is
performed by digital multiplication of this time series by
an exact replica of the data spectrum embedded in that
output
S(n) =ST(n)ADDj(n) (20)
where the delay of the digital hardware has been arbitrarily
set to zero due to its precise knowledge.
The result of that multiplication is accumulated in the
symbol integrator and dump for exactly a symbol period
(Ts), related to the system clock period (Ts_s) by the re-
lationship
Ts = IsT,_, (21)
where Is is an integer.
Therefore the ith symbol integrated value will be
ils
s, : S(n)
ram(i- 1)Is+l
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ils
E [AD2DI2(n) + ADANN°I(n)DI(n)]
n=(i-1)Is+l
(22)
Note that all statistics are performed in this integrated
symbol output, Si. Thus, the mean value of the detected
symbols will be calculated on the SGB-CPU from results
of the symbol value accumulator obtained for a fixed num-
ber of symbol periods (K) completing approximately one
second of elapsed time
K
= 1/K_ Si (23)
i=1
Simultaneously, the squared value of the detected symbol
is also accumulated in the symbol squared accumulator for
the same number (K) of symbols
K
_ = 1/K E Sis (24)
i=1
From these two values the symbol SNR evaluation imme-
diately follows (in decibels)
(25)
Tile last measurement made in this output is the symbol
error count in the symbol error accumulator. This mea-
surement is arrived at by just counting the output negative
events in the same period of time (KT, v,Is ).
K+i
SER= 1 If E neg[Si] (26)
i
with
neg[Si] = 1 if Si < 0
neg[oCi] = 0 if S/ > 0
(27)
In order to characterize tile hardware performance, a his-
togram accumulator will be implemented, thereby provid-
ing a straightforward method to confirm the actual prob-
ability density function of the filtered or unfiltered noise
fi-om Eq. (18). Statistics on data and subcarrier waveforms
can be performed and will be used as a hardware-software
performance verification self test.
To calibrate the analog output SNR, the first function
to be performed is the digital conversion of the analog out-
put. In the case of baseband or IF testing, the analog-to-
digital conversion is performed directly on the DSG ana-
log output through a 12-bit analog-to-digital convertor. In
the case of higher frequency spectra, a downconversion will
precede the analog-to-digital conversion, as shown previ-
ously in Fig. 2. In both cases, the delay introduced by the
analog circuitry, T, has to be accounted for. This delay
(T) will not necessarily be an integer number of systeln
clock cycles (k), but rather will have also a fractional part
(r)
T = kT, v, + r
Therefore, after removing tile integral part of system clock
cycles, kT;vs , Eq. (22) will now be
ils
s, = s(,,)
n=(i- X)Is+l
ils
E
n=(i- 1)Is+l
[Ao2 DI(n)DI(n + r)
+ ADANNoj(n)DI(n + r)] (2S)
To account for this unknown fractional delay, r, a delay
line of 2-nsec steps will be implemented. SNR degradation
due to these quantization steps will be (in decibels)
ASNR = 201og_o(1 - 2r/Ts) (29)
with r = delay quantization and Ts = symbol period.
In any case, this degradation will be calibrated through
the autocorrelation function Eq. (28) obtained with 2-nsec
quantized steps.
III. Error Analysis
Whenever practical, tile error contributions to the SNR
generation were evaluated by analysis or compnter simula-
tion (A). If impractical, an engineering judgment approach
(EJ) was taken. The expected errors on the setability and
the actual measurement of the DSG output SNR are sum-
marized in Tables 1 and 2. The total error contribution
will be verified when the design is completed. Individual
errors will also be measured whenever possible.
Tile errors to be encountered when a given SNR is de-
sired in the analog output, assuming a memoryless DSG,
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have been summarized in Table 1. Note that subsequent
SNR settings may be known with the accuracy deduced
in Table 2 when the operator takes advantage of the accu-
racy provided by the SNR monitor (the operator has now
provided memory to the process),
The digital output monitoring error will be mainly pro-
duced by the deviation from a perfect uniform distribution
of the PN generator addressing tile Gaussian noise RAM
and the quantization noise of the digital process. Both
have been quantified in Table 1 for one-second integration
times with an evaluated error of 0.01 dB for the nonuni-
formity of the random-address generator. This error will
dinfinish as the integration time is increased, with a limit
imposed by the quantization noise (0.002 dB). Therefore,
the accuracy of the digital SNR measurement will only
be dependent on the integration time used to obtain that
measurement, or equivalently on the number of samples
used in tile computation with a lower limit imposed by the
quantization noise of the digital process--in the present
case 0.002 dB. Confidence intervals can be found if the cu-
mulative distribution function of the SNR measurement is
known. It has been shown [5] that the distribution func-
tion of the SNR measurement, Eq. (25), is a noncentral
F-distribution. The cumulative distribution of this flmc-
tion may be approximated by the standard normal distri-
bution function as follows:
KF(SNRM) = P(x) = l/v/_ e -l/2t_ dt
oo
(30)
with
= (., - n_.)/(d, + d2) '/2 (31)
n, = [(N - 1)SNRM/(1 + N SNRT)] 1/a
x {1- 2/[9(N- 1)]} (32)
n2--- 1-{(2+4N SNRT)/[9(I+ N SNRT)2]} (33)
d, = (2 + 4N SNRT)/[9(1 + N SNRT) 2] (34)
d2 = 2/[9(N- 1)][(N-1)SNRM/(I+N SNRT)] 2/a (35)
N = the number of samples in the measurement
SNRT = tile true SNR
SNRM = the measured SNR
Figure 6 is a plot of Eq. (30). It gives the cumulative
probability distribution of measuring the SNR (SNRM)
within 0.1 dB of the true SNR (SNRT) as a function of
the number of samples used in the measurement. SNRT
has been used as the parameter.
Table 2 summarizes the error budget for the SNR mea-
surement on the analog output.
IV. Capabilities
Table 3 summarizes the capabilities of the present
breadboard design. When the DSG is configured to gen-
erate a baseband spectrum, it will be able to provide two
data channels with or without subcarrier, or two biphase
data channels in a total baseband bandwidth of 10 MHz
(dc to 10 MHz). If the DSG is configured to generate a
bandpass spectrum it will be able to provide a residual car-
rier up to 5 Mttz with one data channel with or without
subcarrier, or one QPSK or one offset QPSK (OQPSK)
data channel, or two data channels (carrier suppressed) in
a total bandpass bandwidth of 4-5 MHz.
The frequency generation on the DSG is related to the
system clock rate (f,v*) in use. The subcarrier frequency
(fs_) or intermediate frequency (IF) will be generated with
a variable frequency resolution ranging from fsv,/2 iv for
the highest frequencies (5 MHz) to f_vs/2 a_ for the lowest
(100 ttz). Tile data period (Ts) will be related to the
system clock period (T,u,) by
T,,, = Ts/Is (36)
with
21 < IS 5 224 (37)
and
T,y, = system clock period = 1/f,y,
Ts = symbol period
and 2 MHz < (1/T, v, = Lv,) < 20 _,IIiz
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An external DSG mode is provided. In this mode, the
data waveform (or the subcarrier biphase modulated by
the data) is externally generated and sampled at the sys-
tem clock rate f,v_. In general, the frequencies involved
will not be coherently related. Note that the mean fre-
quency derived from this, in general, asynchronous sam-
pling process will still correspond to the data rate (or
subcarrier and data) required. Because of knowledge of
the asynchronous sampled data spectrum, tile DSG SNR-
monitoring process will provide an optimum demodulation
independent of the sampling process. This will not gen-
erally be the case of the demodulation process under test
when the symbol clock is synchronous with the incoming
symbol or with the mean symbol rate. In this case, the
synchronous detection will expect symbols with exactly
the same period and not the jittery ones being provided.
The worst-case degradation of such a process will be quan-
tiffed as follows.
Assume that a periodic signal (fs_) is sampled at a fixed
sampling rate (f,w)" The resulting frequency spectrum is
composed of spectral lines (fn) related to the sampling
frequency by
f- = I "fs_ - ,'_Is_, I (38)
with _n and m integers.
Assuming, for simplicity, that the sampled periodic sig-
nal (fs_) is a square wave, the useful spectral lines in
a subsequent symbol synchronous demodulation process
will only be those corresponding to the odd harmonics of
the corresponding Fourier series with corresponding total
power
Psq = _ [2A/(i_r)] 2 (a9)
for (i = 1,3, 5,...). The remaining alias harmonics given
by Eq. (38) may, in the most general sense, be treated
as unwanted noise in the subsequent symbol synchronous
demodulation process. Given a Nyquist bandwidth, if the
useful square-wave signal power is
N
i
(,_0)
for (i = 1,3,5,..., N) with
_,'Vfse _ 1/2f_u, (,11)
and the total available power is PT', then the available SNR
on the square wave (or subcarrier SNR) is defined as
CoNRsq_. = 10 loglo[PsqN/(PT - Psq.\')] (,12)
The above process was computer sinmlated for 20 equally
spaced subcarrier frequencies (0.0977 MIIz to 4.7363 Mtlz)
and a system clock of f,y,, = 20 Mltz. Results are shown
in Fig. 7. Note that discontinuities will exist, due to the
changing number of odd harmonics in the ideal rectangular
Nyquist filter.
Other discontinuities will exist at subcarrier frequen-
cies (fs_) corresponding to an exact, even subnmttiple
(2, 4, 6 .... ) of the system clock rate (f.,u,). In this case,
the sampling process becomes synchronous and the avail-
able SNR becomes infinity (oc) at those particular fi'e-
quencies. This synchronous mode will have to be used for
calibrations of data rates higher than 2 MS/see (1-Mltz
square wave). All the required operations in the external
mode will be transparent to the DSG operator and will be
autonaatically software-cont rolled.
V. Conclusions
A digital synthesis method t.o generate bandlimited test
signals with precise signal-to-noise ratios has been de-
scribed and the expected errors have been quantified. De-
sign of appropriate hardware and software to demonstrate
the performance of this method has been initiated. The
DSG is expected to replace the presently used Y-factor
method with improvements on testing time, accuracy, sta-
bility, and repeatability.
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Table 1. Setablllty error budget (worst case)
Error dB Source
RAM (64K, 8-bit) resolution 0.04 A
PN generator uniformity 0.01 EJ
Quantization noise 0.002 A
DAC nonlinearities 0.01 A
DAC frequency response 0.01 A
System clock phase jitter 0.02 EJ
Analog filter 0.1 A
Amplifiers 0.01 EJ
Total error on SNR setting 0.11
(root sum square, rss)
Note: Evaluated by: (A) analysis or computer simulation
(E J) engineering judgment
Table 2. Analog output monitoring error budget
Error dB Source
Quantization noise 0.002
System clock phase jitter 0.02
ADC quantization noise 0.002
ADC nonlinearities 0.01
Waveform distortion 0.01
Total error on SNR monitor (rss) 0.02
Note: Evaluated by: (A) analysis or computer simulation
(E J) engineering judgment
A
EJ
A
A
A
Table 3. Summery of DSG capabiIItles
Function Capability
System clock
Analog power output
Noise density distribution
Noise bandwidth
Noise autocorrelation period
Baseband external input
Symbol SNR
Setability
Accuracy and stability
Range
Data types
Data rates
Modulation types
Data pattern
Data transition density
Frame synclu-onization word
Frame length
Subcarrier or IF fi'equencies
2 to 20 MHz
7 dBm (50 ohms)
Ganssian
0.1 to 10 MHz
> 24hr
TSA compatible
0.1 dB
+O.O5 dB
-6 to 20 dB
Nonreturn to zero;
biphase; QPSK; OQPSK
4 S/sec to 6.6 MS/sec
Phase-shift keyed
2048 and 16,384 PN code
10; 30; 50; 70; and 100%
Up to 64 bits
Up to 65,536 bits
100 tIz to 5 MHz
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Fig. 6. Cumulative probability (of measured SNR being within
0.1 dB of true SNR) versus lotal number of samples.
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Fig. 7. Upper limit of aubcarrler SNR (due to asynchronous
sampling) versus subcarrler frequency.
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